TY  - BOOK
AU  - PADMANABHAN, T.R.
TI  - Design Through Verilog HDL
U1  - 621.392 
PY  - 2017///
CY  - New Delhi
PB  - Wiley India
KW  - B.Tech(ECE)
ER  -